



## Table of Contents

|                                                       |           |                                                                  |           |
|-------------------------------------------------------|-----------|------------------------------------------------------------------|-----------|
| <b>1 Features</b> .....                               | <b>1</b>  | <b>9 Detailed Description</b> .....                              | <b>11</b> |
| <b>2 Applications</b> .....                           | <b>1</b>  | 9.1 Overview .....                                               | 11        |
| <b>3 Description</b> .....                            | <b>1</b>  | 9.2 Functional Block Diagram .....                               | 11        |
| <b>4 Simplified Schematic</b> .....                   | <b>1</b>  | 9.3 Feature Description .....                                    | 11        |
| <b>5 Revision History</b> .....                       | <b>2</b>  | 9.4 Device Functional Modes .....                                | 11        |
| <b>6 Pin Configuration and Functions</b> .....        | <b>3</b>  | <b>10 Application and Implementation</b> .....                   | <b>12</b> |
| <b>7 Specifications</b> .....                         | <b>6</b>  | 10.1 Application Information .....                               | 12        |
| 7.1 Absolute Maximum Ratings .....                    | 6         | 10.2 Typical Application .....                                   | 12        |
| 7.2 Handling Ratings .....                            | 6         | <b>11 Power Supply Recommendations</b> .....                     | <b>13</b> |
| 7.3 Recommended Operating Conditions .....            | 7         | <b>12 Layout</b> .....                                           | <b>14</b> |
| 7.4 Thermal Information .....                         | 7         | 12.1 Layout Guidelines .....                                     | 14        |
| 7.5 Electrical Characteristics—DC Limit Changes ..... | 8         | 12.2 Layout Example .....                                        | 14        |
| 7.6 Switching Characteristics, –40°C TO 85°C .....    | 9         | <b>13 Device and Documentation Support</b> .....                 | <b>14</b> |
| 7.7 Switching Characteristics, –40°C TO 125°C .....   | 9         | 13.1 Trademarks .....                                            | 14        |
| 7.8 Operating Characteristics .....                   | 9         | 13.2 Electrostatic Discharge Caution .....                       | 14        |
| 7.9 Typical Characteristics .....                     | 9         | 13.3 Glossary .....                                              | 14        |
| <b>8 Parameter Measurement Information</b> .....      | <b>10</b> | <b>14 Mechanical, Packaging, and Orderable Information</b> ..... | <b>14</b> |

## 5 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| <b>Changes from Revision P (January 2014) to Revision Q</b>                        | <b>Page</b> |
|------------------------------------------------------------------------------------|-------------|
| • Updated $I_{off}$ Feature. ....                                                  | 1           |
| • Added Applications .....                                                         | 1           |
| • Added Device Information table. ....                                             | 1           |
| • Added Handling Ratings table. ....                                               | 6           |
| • Added Thermal Information table. ....                                            | 7           |
| • Added –40°C TO 125°C temperature range to Electrical Characteristics table. .... | 8           |
| • Added Switching Characteristics table for –40°C TO 125°C temperature range. .... | 9           |
| • Added Typical Characteristics. ....                                              | 9           |

| <b>Changes from Revision O (January 2008) to Revision P</b>           | <b>Page</b> |
|-----------------------------------------------------------------------|-------------|
| • Updated document to new TI data sheet format. ....                  | 1           |
| • Deleted Ordering Information table. ....                            | 1           |
| • Changed MAX operating free-air temperature from 85°C to 125°C. .... | 7           |

## 6 Pin Configuration and Functions

**DGG, DGV, OR DL PACKAGE  
(TOP VIEW)**



**Pin Functions**


| PIN |      | I/O | DESCRIPTION         |
|-----|------|-----|---------------------|
| NO. | NAME |     |                     |
| 1   | 1DIR | —   | Direction pin 1     |
| 2   | 1B1  | I/O | 1B1 input or output |
| 3   | 1B2  | I/O | 1B2 input or output |
| 4   | GND  | —   | Ground pin          |
| 5   | 1B3  | I/O | 1B3 input or output |
| 6   | 1B4  | I/O | 1B4 input or output |
| 7   | VCC  | —   | Power pin           |
| 8   | 1B5  | I/O | 1B5 input or output |
| 9   | 1B6  | I/O | 1B6 input or output |
| 10  | GND  | —   | Ground pin          |
| 11  | 1B7  | I/O | 1B7 input or output |
| 12  | 1B8  | I/O | 1B8 input or output |
| 13  | 2B1  | I/O | 2B1 input or output |
| 14  | 2B2  | I/O | 2B2 input or output |
| 15  | GND  | —   | Ground pin          |
| 16  | 2B3  | I/O | 2B3 input or output |
| 17  | 2B4  | I/O | 2B4 input or output |
| 18  | VCC  | —   | Power pin           |

**SN74LVC16245A**

SCES062Q – DECEMBER 1995 – REVISED JUNE 2014


[www.ti.com](http://www.ti.com)
**Pin Functions (continued)**

| PIN |                  | I/O | DESCRIPTION         |
|-----|------------------|-----|---------------------|
| NO. | NAME             |     |                     |
| 19  | 2B5              | I/O | 2B5 input or output |
| 20  | 2B6              | I/O | 2B6 input or output |
| 21  | GND              | —   | Ground pin          |
| 22  | 2B7              | I/O | 2B7 input or output |
| 23  | 2B8              | I/O | 2B8 input or output |
| 24  | 2DIR             | —   | Direction pin 2     |
| 25  | $\overline{2OE}$ | I   | Output Enable 2     |
| 26  | 2A8              | I/O | 2A8 input or output |
| 27  | 2A7              | I/O | 2A7 input or output |
| 28  | GND              | —   | Ground pin          |
| 29  | 2A6              | I/O | 2A6 input or output |
| 30  | 2A5              | I/O | 2A5 input or output |
| 31  | VCC              | —   | Power pin           |
| 32  | 2A4              | I/O | 2A4 input or output |
| 33  | 2A3              | I/O | 2A3 input or output |
| 34  | GND              | —   | Ground pin          |
| 35  | 2A2              | I/O | 2A2 input or output |
| 36  | 2A1              | I/O | 2A1 input or output |
| 37  | 1A8              | I/O | 1A8 input or output |
| 38  | 1A7              | I/O | 1A7 input or output |
| 39  | GND              | —   | Ground pin          |
| 40  | 1A6              | I/O | 1A6 input or output |
| 41  | 1A5              | I/O | 1A5 input or output |
| 42  | VCC              | —   | Power pin           |
| 43  | 1A4              | I/O | 1A4 input or output |
| 44  | 1A3              | I/O | 1A3 input or output |
| 45  | GND              | —   | Ground pin          |
| 46  | 1A2              | I/O | 1A2 input or output |
| 47  | 1A1              | I/O | 1A1 input or output |
| 48  | $\overline{1OE}$ | I   | Output Enable 1     |

**GQL OR ZQL PACKAGE  
(TOP VIEW)**

**Table 1. Pin Assignments<sup>(1)</sup>  
(56-Ball GQL or ZQL Package)**

|          | 1    | 2   | 3               | 4               | 5   | 6                        |
|----------|------|-----|-----------------|-----------------|-----|--------------------------|
| <b>A</b> | 1DIR | NC  | NC              | NC              | NC  | 1 $\overline{\text{OE}}$ |
| <b>B</b> | 1B2  | 1B1 | GND             | GND             | 1A1 | 1A2                      |
| <b>C</b> | 1B4  | 1B3 | V <sub>CC</sub> | V <sub>CC</sub> | 1A3 | 1A4                      |
| <b>D</b> | 1B6  | 1B5 | GND             | GND             | 1A5 | 1A6                      |
| <b>E</b> | 1B8  | 1B7 |                 |                 | 1A7 | 1A8                      |
| <b>F</b> | 2B1  | 2B2 |                 |                 | 2A2 | 2A1                      |
| <b>G</b> | 2B3  | 2B4 | GND             | GND             | 2A4 | 2A3                      |
| <b>H</b> | 2B5  | 2B6 | V <sub>CC</sub> | V <sub>CC</sub> | 2A6 | 2A5                      |
| <b>J</b> | 2B7  | 2B8 | GND             | GND             | 2A8 | 2A7                      |
| <b>K</b> | 2DIR | NC  | NC              | NC              | NC  | 2 $\overline{\text{OE}}$ |

(1) NC – No internal connection

**GRD OR ZRD PACKAGE  
(TOP VIEW)**

**Table 2. Pin Assignments<sup>(1)</sup>  
(54-Ball GRD or ZRD Package)**

|          | 1   | 2   | 3               | 4                        | 5   | 6   |
|----------|-----|-----|-----------------|--------------------------|-----|-----|
| <b>A</b> | 1B1 | NC  | 1DIR            | 1 $\overline{\text{OE}}$ | NC  | 1A1 |
| <b>B</b> | 1B3 | 1B2 | NC              | NC                       | 1A2 | 1A3 |
| <b>C</b> | 1B5 | 1B4 | V <sub>CC</sub> | V <sub>CC</sub>          | 1A4 | 1A5 |
| <b>D</b> | 1B7 | 1B6 | GND             | GND                      | 1A6 | 1A7 |
| <b>E</b> | 2B1 | 1B8 | GND             | GND                      | 1A8 | 2A1 |
| <b>F</b> | 2B3 | 2B2 | GND             | GND                      | 2A2 | 2A3 |
| <b>G</b> | 2B5 | 2B4 | V <sub>CC</sub> | V <sub>CC</sub>          | 2A4 | 2A5 |
| <b>H</b> | 2B7 | 2B6 | NC              | NC                       | 2A6 | 2A7 |
| <b>J</b> | 2B8 | NC  | 2DIR            | 2 $\overline{\text{OE}}$ | NC  | 2A8 |

(1) NC – No internal connection

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                 |                                                                                             | MIN                | MAX                   | UNIT   |
|-----------------|---------------------------------------------------------------------------------------------|--------------------|-----------------------|--------|
| V <sub>CC</sub> | Supply voltage range                                                                        | –0.5               | 6.5                   | V      |
| V <sub>I</sub>  | Input voltage range <sup>(2)</sup>                                                          | –0.5               | 6.5                   | V      |
| V <sub>O</sub>  | Voltage range applied to any output in the high-impedance or power-off state <sup>(2)</sup> | –0.5               | 6.5                   | V      |
| V <sub>O</sub>  | Voltage range applied to any output in the high or low state <sup>(2)(3)</sup>              | –0.5               | V <sub>CC</sub> + 0.5 | V      |
| I <sub>IK</sub> | Input clamp current                                                                         | V <sub>I</sub> < 0 |                       | –50 mA |
| I <sub>OK</sub> | Output clamp current                                                                        | V <sub>O</sub> < 0 |                       | –50 mA |
| I <sub>O</sub>  | Continuous output current                                                                   |                    | ±50                   | mA     |
|                 | Continuous current through each V <sub>CC</sub> or GND                                      |                    | ±100                  | mA     |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) The value of V<sub>CC</sub> is provided in the *Recommended Operating Conditions* table.

### 7.2 Handling Ratings

|                    |                           |                                                                                          | MIN | MAX  | UNIT |
|--------------------|---------------------------|------------------------------------------------------------------------------------------|-----|------|------|
| T <sub>stg</sub>   | Storage temperature range |                                                                                          | −65 | 150  | °C   |
| V <sub>(ESD)</sub> | Electrostatic discharge   | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>              | 0   | 2000 | V    |
|                    |                           | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup> | 0   | 1000 |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                 |                                    | MIN                                | MAX                    | UNIT            |    |
|-----------------|------------------------------------|------------------------------------|------------------------|-----------------|----|
| V <sub>CC</sub> | Supply voltage                     | Operating                          | 1.65                   | 3.6             | V  |
|                 |                                    | Data retention only                | 1.5                    |                 |    |
| V <sub>IH</sub> | High-level input voltage           | V <sub>CC</sub> = 1.65 V to 1.95 V | 0.65 × V <sub>CC</sub> |                 | V  |
|                 |                                    | V <sub>CC</sub> = 2.3 V to 2.7 V   | 1.7                    |                 |    |
|                 |                                    | V <sub>CC</sub> = 2.7 V to 3.6 V   | 2                      |                 |    |
| V <sub>IL</sub> | Low-level input voltage            | V <sub>CC</sub> = 1.65 V to 1.95 V | 0.35 × V <sub>CC</sub> |                 | V  |
|                 |                                    | V <sub>CC</sub> = 2.3 V to 2.7 V   | 0.7                    |                 |    |
|                 |                                    | V <sub>CC</sub> = 2.7 V to 3.6 V   | 0.8                    |                 |    |
| V <sub>I</sub>  | Input voltage                      | 0                                  | 5.5                    | V               |    |
| V <sub>O</sub>  | Output voltage                     | High or low state                  | 0                      | V <sub>CC</sub> | V  |
|                 |                                    | 3-state                            | 0                      | 5.5             |    |
| I <sub>OH</sub> | High-level output current          | V <sub>CC</sub> = 1.65 V           |                        | −4              | mA |
|                 |                                    | V <sub>CC</sub> = 2.3 V            |                        | −8              |    |
|                 |                                    | V <sub>CC</sub> = 2.7 V            |                        | −12             |    |
|                 |                                    | V <sub>CC</sub> = 3 V              |                        | −24             |    |
| I <sub>OL</sub> | Low-level output current           | V <sub>CC</sub> = 1.65 V           |                        | 4               | mA |
|                 |                                    | V <sub>CC</sub> = 2.3 V            |                        | 8               |    |
|                 |                                    | V <sub>CC</sub> = 2.7 V            |                        | 12              |    |
|                 |                                    | V <sub>CC</sub> = 3 V              |                        | 24              |    |
| Δt/Δv           | Input transition rise or fall rate |                                    | 5                      | ns/V            |    |
| T <sub>A</sub>  | Operating free-air temperature     | −40                                | 125                    | °C              |    |

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

### 7.4 Thermal Information

| THERMAL METRIC <sup>(1)</sup> |                                              | DGG     | DGV     | DL      | UNIT |
|-------------------------------|----------------------------------------------|---------|---------|---------|------|
|                               |                                              | 48 PINS | 48 PINS | 48 PINS |      |
| R <sub>θJA</sub>              | Junction-to-ambient thermal resistance       | 67.1    | 80.2    | 70.6    | °C/W |
| R <sub>θJC(top)</sub>         | Junction-to-case (top) thermal resistance    | 19.9    | 32.7    | 36.8    |      |
| R <sub>θJB</sub>              | Junction-to-board thermal resistance         | 34.2    | 43.5    | 43.1    |      |
| Ψ <sub>JT</sub>               | Junction-to-top characterization parameter   | 1.8     | 4.7     | 13.9    |      |
| Ψ <sub>JB</sub>               | Junction-to-board characterization parameter | 33.9    | 42.9    | 42.6    |      |

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

## 7.5 Electrical Characteristics—DC Limit Changes

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER                      |                | TEST CONDITIONS                                                               | V <sub>CC</sub>    | –40°C TO 85°C         |                    | –40°C TO 125°C        |     | UNIT |
|--------------------------------|----------------|-------------------------------------------------------------------------------|--------------------|-----------------------|--------------------|-----------------------|-----|------|
|                                |                |                                                                               |                    | MIN                   | TYP <sup>(1)</sup> | MAX                   | MIN |      |
| V <sub>OH</sub>                |                | I <sub>OH</sub> = –100 μA                                                     | 1.65 V to 3.6 V    | V <sub>CC</sub> – 0.2 |                    | V <sub>CC</sub> – 0.2 |     | V    |
|                                |                | I <sub>OH</sub> = –4 mA                                                       | 1.65 V             | 1.2                   |                    | 1.2                   |     |      |
|                                |                | I <sub>OH</sub> = –8 mA                                                       | 2.3 V              | 1.7                   |                    | 1.7                   |     |      |
|                                |                | I <sub>OH</sub> = –12 mA                                                      | 2.7 V              | 2.2                   |                    | 2.2                   |     |      |
|                                |                |                                                                               | 3 V                | 2.4                   |                    | 2.4                   |     |      |
|                                |                | I <sub>OH</sub> = –24 mA                                                      | 3 V                | 2.2                   |                    | 2.2                   |     |      |
| V <sub>OL</sub>                |                | I <sub>OL</sub> = 100 μA                                                      | 1.65 V to 3.6 V    | 0.2                   |                    | 0.2                   |     | V    |
|                                |                | I <sub>OL</sub> = 4 mA                                                        | 1.65 V             | 0.45                  |                    | 0.45                  |     |      |
|                                |                | I <sub>OL</sub> = 8 mA                                                        | 2.3 V              | 0.7                   |                    | 0.7                   |     |      |
|                                |                | I <sub>OL</sub> = 12 mA                                                       | 2.7 V              | 0.4                   |                    | 0.4                   |     |      |
|                                |                | I <sub>OL</sub> = 24 mA                                                       | 3 V                | 0.55                  |                    | 0.55                  |     |      |
| I <sub>I</sub>                 | Control inputs | V <sub>I</sub> = 0 to 5.5 V                                                   | 3.6 V              | ±5                    |                    | ±5                    |     | μA   |
| I <sub>off</sub>               |                | V <sub>I</sub> or V <sub>O</sub> = 5.5 V                                      | 0                  | ±10                   |                    | ±20                   |     | μA   |
| I <sub>OZ</sub> <sup>(2)</sup> |                | V <sub>O</sub> = 0 to 5.5 V                                                   | 2.3 V to 3.6 V     | ±5                    |                    | ±5                    |     | μA   |
| I <sub>CC</sub>                |                | V <sub>I</sub> = V <sub>CC</sub> or GND                                       | I <sub>O</sub> = 0 | 3.6 V                 | 20                 |                       | 20  | μA   |
|                                |                | 3.6 V ≤ V <sub>I</sub> ≤ 5.5 V <sup>(3)</sup>                                 |                    | 20                    | 20                 |                       |     |      |
| ΔI <sub>CC</sub>               |                | One input at V <sub>CC</sub> – 0.6,<br>Other inputs at V <sub>CC</sub> or GND | 2.7 V to 3.6 V     | 500                   |                    | 500                   |     | μA   |
| C <sub>i</sub>                 | Control inputs | V <sub>I</sub> = V <sub>CC</sub> or GND                                       | 3.3 V              | 5                     |                    |                       |     | pF   |
| C <sub>io</sub>                | A or B port    | V <sub>O</sub> = V <sub>CC</sub> or GND                                       | 3.3 V              | 7.5                   |                    |                       |     | pF   |

(1) All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C.

(2) For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

(3) This applies in the disabled state only.



## 7.6 Switching Characteristics, –40°C TO 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

| PARAMETER          | FROM<br>(INPUT) | TO<br>(OUTPUT) | –40°C TO 85°C                       |      |                                    |     |                         |     |                                    |     | UNIT |
|--------------------|-----------------|----------------|-------------------------------------|------|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
|                    |                 |                | V <sub>CC</sub> = 1.8 V<br>± 0.15 V |      | V <sub>CC</sub> = 2.5 V<br>± 0.2 V |     | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     |      |
|                    |                 |                | MIN                                 | MAX  | MIN                                | MAX | MIN                     | MAX | MIN                                | MAX |      |
| t <sub>pd</sub>    | A or B          | B or A         | 1.5                                 | 7.1  | 1                                  | 4.5 | 1                       | 4.7 | 1                                  | 4.0 | ns   |
| t <sub>en</sub>    | $\overline{OE}$ | A or B         | 1.5                                 | 8.9  | 1                                  | 5.6 | 1.5                     | 6.7 | 1.5                                | 5.5 | ns   |
| t <sub>dis</sub>   | $\overline{OE}$ | A or B         | 1.5                                 | 11.9 | 1                                  | 6.8 | 1.5                     | 7.1 | 1.5                                | 6.6 | ns   |
| t <sub>sk(o)</sub> |                 |                |                                     |      |                                    |     |                         |     | 1                                  | ns  |      |

## 7.7 Switching Characteristics, –40°C TO 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)



| PARAMETER          | FROM<br>(INPUT) | TO<br>(OUTPUT) | –40°C TO 125°C                      |      |                                    |     |                         |     |                                    |     | UNIT |
|--------------------|-----------------|----------------|-------------------------------------|------|------------------------------------|-----|-------------------------|-----|------------------------------------|-----|------|
|                    |                 |                | V <sub>CC</sub> = 1.8 V<br>± 0.15 V |      | V <sub>CC</sub> = 2.5 V<br>± 0.2 V |     | V <sub>CC</sub> = 2.7 V |     | V <sub>CC</sub> = 3.3 V<br>± 0.3 V |     |      |
|                    |                 |                | MIN                                 | MAX  | MIN                                | MAX | MIN                     | MAX | MIN                                | MAX |      |
| t <sub>pd</sub>    | A or B          | B or A         | 1.5                                 | 8.1  | 1                                  | 5.5 | 1                       | 5.7 | 1                                  | 5.0 | ns   |
| t <sub>en</sub>    | $\overline{OE}$ | A or B         | 1.5                                 | 9.9  | 1                                  | 6.6 | 1.5                     | 7.7 | 1.5                                | 6.5 | ns   |
| t <sub>dis</sub>   | $\overline{OE}$ | A or B         | 1.5                                 | 13.9 | 1                                  | 7.8 | 1.5                     | 8.1 | 1.5                                | 7.6 | ns   |
| t <sub>sk(o)</sub> |                 |                |                                     |      |                                    |     |                         |     |                                    | 1.5 | ns   |

## 7.8 Operating Characteristics


$T_A = 25^\circ\text{C}$

| PARAMETER       |                                                  |                  | TEST<br>CONDITIONS | V <sub>CC</sub> = 1.8 V | V <sub>CC</sub> = 2.5 V | V <sub>CC</sub> = 3.3 V | UNIT |
|-----------------|--------------------------------------------------|------------------|--------------------|-------------------------|-------------------------|-------------------------|------|
|                 |                                                  |                  |                    | TYP                     | TYP                     | TYP                     |      |
| C <sub>pd</sub> | Power dissipation capacitance<br>per transceiver | Outputs enabled  | f = 10 MHz         | 34                      | 37                      | 38                      | pF   |
|                 |                                                  | Outputs disabled |                    | 3                       | 3                       | 4                       |      |

## 7.9 Typical Characteristics







## 8 Parameter Measurement Information


**LOAD CIRCUIT**

| TEST              | S1         |
|-------------------|------------|
| $t_{PLH}/t_{PHL}$ | Open       |
| $t_{PLZ}/t_{PZL}$ | $V_{LOAD}$ |
| $t_{PHZ}/t_{PZH}$ | GND        |

| $V_{CC}$                         | INPUTS   |                      | $V_M$      | $V_{LOAD}$        | $C_L$ | $R_L$        | $V_{\Delta}$ |
|----------------------------------|----------|----------------------|------------|-------------------|-------|--------------|--------------|
|                                  | $V_I$    | $t_r/t_f$            |            |                   |       |              |              |
| $1.8\text{ V} \pm 0.15\text{ V}$ | $V_{CC}$ | $\leq 2\text{ ns}$   | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 1 k $\Omega$ | 0.15 V       |
| $2.5\text{ V} \pm 0.2\text{ V}$  | $V_{CC}$ | $\leq 2\text{ ns}$   | $V_{CC}/2$ | $2 \times V_{CC}$ | 30 pF | 500 $\Omega$ | 0.15 V       |
| 2.7 V                            | 2.7 V    | $\leq 2.5\text{ ns}$ | 1.5 V      | 6 V               | 50 pF | 500 $\Omega$ | 0.3 V        |
| $3.3\text{ V} \pm 0.3\text{ V}$  | 2.7 V    | $\leq 2.5\text{ ns}$ | 1.5 V      | 6 V               | 50 pF | 500 $\Omega$ | 0.3 V        |


**VOLTAGE WAVEFORMS  
PULSE DURATION**

**VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES**

**VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS**

**VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING**

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_O = 50\ \Omega$ .
  - The outputs are measured one at a time, with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

**Figure 3. Load Circuit and Voltage Waveforms**

## 9 Detailed Description

### 9.1 Overview


The SN74LVC16245A device is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated. To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### 9.2 Functional Block Diagram



Pin numbers shown are for the DGG, DGV, and DL packages.

### 9.3 Feature Description

- Wide operating voltage range from 1.65 V to 3.6 V
- Allows down voltage translation
- Inputs accept voltages to 5.5 V
- $I_{off}$  feature allows voltages on the inputs and outputs when  $V_{CC}$  is 0 V

### 9.4 Device Functional Modes

**Table 3. Function Table**


| INPUTS          |     | OPERATION       |
|-----------------|-----|-----------------|
| $\overline{OE}$ | DIR |                 |
| L               | L   | B data to A bus |
| L               | H   | A data to B bus |
| H               | X   | Isolation       |

## 10 Application and Implementation

### 10.1 Application Information

The SN74LVC16245A device is a 16-bit bidirectional transceiver. This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated. The device has 5.5 V tolerant inputs at any valid  $V_{CC}$ . This allows it to be used in multi-power systems and for down translation as well.

### 10.2 Typical Application



**Figure 4. Typical Application Schematic**

## Typical Application (continued)

### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.

### 10.2.2 Detailed Design Procedure

1. Recommended Input Conditions
  - Rise time and fall time specs: See ( $\Delta t/\Delta V$ ) in the [Recommended Operating Conditions](#) table.
  - Specified high and low levels: See ( $V_{IH}$  and  $V_{IL}$ ) in the [Recommended Operating Conditions](#) table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above  $V_{CC}$ .

### 10.2.3 Application Curves




Figure 5.  $I_{CC}$  vs Frequency

## 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the [Recommended Operating Conditions](#) table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu F$  is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu F$  or 0.022  $\mu F$  is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu F$  and a 1  $\mu F$  are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.


## 12 Layout

### 12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. [Figure 6](#) specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the IOs, so they cannot float when disabled.

### 12.2 Layout Example



**Figure 6. Layout Diagram**

## 13 Device and Documentation Support

### 13.1 Trademarks

Widebus is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.3 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device   | Status<br>(1) | Package Type               | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|--------------------|---------------|----------------------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| 74LVC16245ADGGRG4  | ACTIVE        | TSSOP                      | DGG                | 48   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LVC16245A               | <a href="#">Samples</a> |
| 74LVC16245ADGVRE4  | ACTIVE        | TVSOP                      | DGV                | 48   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LD245A                  | <a href="#">Samples</a> |
| SN74LVC16245ADGGR  | ACTIVE        | TSSOP                      | DGG                | 48   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LVC16245A               | <a href="#">Samples</a> |
| SN74LVC16245ADGVR  | ACTIVE        | TVSOP                      | DGV                | 48   | 2000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LD245A                  | <a href="#">Samples</a> |
| SN74LVC16245ADL    | ACTIVE        | SSOP                       | DL                 | 48   | 25             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LVC16245A               | <a href="#">Samples</a> |
| SN74LVC16245ADLG4  | ACTIVE        | SSOP                       | DL                 | 48   | 25             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LVC16245A               | <a href="#">Samples</a> |
| SN74LVC16245ADLR   | ACTIVE        | SSOP                       | DL                 | 48   | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LVC16245A               | <a href="#">Samples</a> |
| SN74LVC16245ADLRG4 | ACTIVE        | SSOP                       | DL                 | 48   | 1000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 125   | LVC16245A               | <a href="#">Samples</a> |
| SN74LVC16245AZQLR  | ACTIVE        | BGA<br>MICROSTAR<br>JUNIOR | ZQL                | 56   | 1000           | Green (RoHS<br>& no Sb/Br) | SNAGCU                  | Level-1-260C-UNLIM   | -40 to 85    | LD245A                  | <a href="#">Samples</a> |
| SN74LVC16245AZRDR  | ACTIVE        | BGA<br>MICROSTAR<br>JUNIOR | ZRD                | 54   | 1000           | Green (RoHS<br>& no Sb/Br) | SNAGCU                  | Level-1-260C-UNLIM   | -40 to 85    | LD245A                  | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

---

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




**TAPE AND REEL INFORMATION**


\*All dimensions are nominal


| Device            | Package Type         | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|----------------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74LVC16245ADGGR | TSSOP                | DGG             | 48   | 2000 | 330.0              | 24.4               | 8.6     | 13.0    | 1.8     | 12.0    | 24.0   | Q1            |
| SN74LVC16245ADGVR | TVSOP                | DGV             | 48   | 2000 | 330.0              | 16.4               | 7.1     | 10.2    | 1.6     | 12.0    | 16.0   | Q1            |
| SN74LVC16245ADLR  | SSOP                 | DL              | 48   | 1000 | 330.0              | 32.4               | 11.35   | 16.2    | 3.1     | 16.0    | 32.0   | Q1            |
| SN74LVC16245AZQLR | BGA MICROSTAR JUNIOR | ZQL             | 56   | 1000 | 330.0              | 16.4               | 4.8     | 7.3     | 1.5     | 8.0     | 16.0   | Q1            |
| SN74LVC16245AZRDR | BGA MICROSTAR JUNIOR | ZRD             | 54   | 1000 | 330.0              | 16.4               | 5.8     | 8.3     | 1.55    | 8.0     | 16.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

| Device            | Package Type         | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------------|----------------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC16245ADGGR | TSSOP                | DGG             | 48   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74LVC16245ADGVR | TVSOP                | DGV             | 48   | 2000 | 367.0       | 367.0      | 38.0        |
| SN74LVC16245ADLR  | SSOP                 | DL              | 48   | 1000 | 367.0       | 367.0      | 55.0        |
| SN74LVC16245AZQLR | BGA MICROSTAR JUNIOR | ZQL             | 56   | 1000 | 336.6       | 336.6      | 28.6        |
| SN74LVC16245AZRDR | BGA MICROSTAR JUNIOR | ZRD             | 54   | 1000 | 336.6       | 336.6      | 28.6        |



DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MO-118



## DGV (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194



4219711/B 01/2017

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. No metal in this area, indicates orientation.

# EXAMPLE BOARD LAYOUT


ZQL0056A

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS  
NOT TO SCALE

4219711/B 01/2017

NOTES: (continued)


- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For information, see Texas Instruments literature number SPRAA99 ([www.ti.com/lit/spraa99](http://www.ti.com/lit/spraa99)).

## EXAMPLE STENCIL DESIGN

ZQL0056A

JRBGA - 1 mm max height

PLASTIC BALL GRID ARRAY



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X

4219711/B 01/2017

NOTES: (continued)


5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



## DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.